

AES MixColumn with 92 XOR gates

Alexander Maximov

Ericsson Research, Lund, Sweden
alexander.maximov@ericsson.com

Abstract. In this short report we present a short linear program for AES MixColumn with 92 XOR gates and depth 6.

Keywords: AES · MixColumn · Short Linear Program

1 Introduction

The part MixColumn of AES encryption round, applied to the AES state $\{r_{i,j}\}$ for $0 \leq i, j \leq 3$, is the following column-wise matrix multiplication.

$$\begin{bmatrix} r'_{0,j} \\ r'_{1,j} \\ r'_{2,j} \\ r'_{3,j} \end{bmatrix} = \begin{bmatrix} 2 & 3 & 1 & 1 \\ 1 & 2 & 3 & 1 \\ 1 & 1 & 2 & 3 \\ 3 & 1 & 1 & 2 \end{bmatrix} \cdot \begin{bmatrix} r_{0,j} \\ r_{1,j} \\ r_{2,j} \\ r_{3,j} \end{bmatrix}, 0 \leq j \leq 3.$$

The classical circuit of MixColumn needs 108 2-input XOR gates and can be implemented as follows: for each $0 \leq j \leq 3$ do: $t_0 = r_0 + r_1$, $t_1 = r_1 + r_2$, $t_2 = r_2 + r_3$, $t_3 = r_3 + r_0$, and then $r'_0 = 2t_0 + t_2 + r_1$, $r'_1 = 2t_1 + t_3 + r_2$, $r'_2 = 2t_2 + t_0 + r_3$, $r'_3 = 2t_3 + t_1 + r_0$, where multiplication $2t_i$ is the multiplication by x in the Rijndael field and can be implemented with three 2-input XOR gates.

Previous results. There were several improvements to the classical circuit. In CHES 2017 a new circuit of MixColumn with 103 XOR gates was presented in [JMPS17]. Later on, an improved version with 97 gates was given in [KLSW17]. Recently, there was a new paper published on IACR ePrint [EJMY19] where in Appendix F the authors presented MixColumn with 95 gates. A similar result with 95 gates was independently found in the recent paper [BF19], which is also accepted in the conference IWSEC-2019. In the previous version of this report, we found a circuit with 94 gates, and yet in another recent paper [TP19] a circuit with 94 gates was also found, independently.

Our results. In this updated short report we improve all mentioned previous results and present a short linear program for AES MixColumn with 92 gates and depth 6. At our best knowledge it is the smallest as of today.

2 Results

This work was mainly based on the parts of the algorithm given by Boyar et al [BP10], as well as our own techniques presented in [EM19]. We wrote a search program that combines Boyar's algorithm to compute the shortest distance, and our ideas for metrics and the search tree. In our simulations we used up to 50000 leaves of the search tree with 150 leaves being extended from each leaf.

Surprisingly, we were achieving best results when we tried to *minimize* the Euclidean norm metric. As it was mentioned in [EM19], the norm metric (ν) is not stable. When

the norm is maximized, the algorithm tends to accept a gate that reduces distances (δ_i) to targets “unevenly”, i.e., it is a greedy approach. When the norm is minimized, the distances are reduced more evenly, thus giving more chances for shared gates on the final steps of the search. However, which approach is better (to maximize or to minimize the norm) is still unclear – for different input matrices different approaches work better.

In the previous version of this report we made a conjecture that there exists a circuit with 92 gates, and now we found it. For this to happen, we made two tweaks in our SLP program as follows. We have chosen and fixed the first 16 gates $t_0 \dots t_{15}$ ourselves – these 16 gates did appear in every 94-gates solution that we found earlier. This tweak is not really necessary but it helps to speed up simulations. The second tweak was to prohibit one specific gate $x_{15} \wedge x_{31}$ to appear in the solution (alternatively, we could prohibit $x_7 \wedge x_{23}$) – in previous 94-gates circuits we have seen a redundancy of 2 gates where $x_{15} \wedge x_{31}$ was involved, thus we made an assumption that removing that specific gate would also remove the redundancy.

Note that when applying Boyar’s metric the SLP algorithm favors a lot to pick the gate $x_{15} \wedge x_{31}$ (and also $x_7 \wedge x_{23}$), but it is now clear that such a decision does not lead to a smaller circuit. We believe that the found circuit of AES MixColumn with 92 gates is a good test and study case for further improvements of SLP algorithms.

In the circuit below, x is the 32-bit input value, and y is the 32-bit output value.

$t_0 = x_0 \wedge x_8$	$t_{18} = x_{24} \wedge t_0$	$y_{18} = t_4 \wedge t_{30}$	$y_{13} = t_{41} \wedge t_{42}$	$t_{51} = x_{22} \wedge t_{46}$
$t_1 = x_{16} \wedge x_{24}$	$y_{16} = t_{14} \wedge t_{18}$	$t_{31} = x_9 \wedge x_{25}$	$y_{29} = t_{39} \wedge t_{42}$	$y_{30} = t_{11} \wedge t_{51}$
$t_2 = x_1 \wedge x_9$	$t_{19} = t_1 \wedge y_{16}$	$t_{32} = t_{25} \wedge t_{31}$	$t_{43} = x_{15} \wedge t_{12}$	$t_{52} = x_{19} \wedge t_{28}$
$t_3 = x_{17} \wedge x_{25}$	$y_{24} = t_{17} \wedge t_{19}$	$y_{10} = t_{30} \wedge t_{32}$	$y_7 = t_{14} \wedge t_{43}$	$y_{20} = x_{28} \wedge t_{52}$
$t_4 = x_2 \wedge x_{10}$	$t_{20} = x_{27} \wedge t_{14}$	$y_{26} = t_{29} \wedge t_{32}$	$t_{44} = x_{14} \wedge t_{37}$	$t_{53} = x_3 \wedge t_{27}$
$t_5 = x_{18} \wedge x_{26}$	$t_{21} = t_0 \wedge y_0$	$t_{33} = x_1 \wedge t_{18}$	$y_{31} = t_{43} \wedge t_{44}$	$y_4 = x_{12} \wedge t_{53}$
$t_6 = x_3 \wedge x_{11}$	$y_8 = t_{17} \wedge t_{21}$	$t_{34} = x_{30} \wedge t_{11}$	$t_{45} = x_{31} \wedge t_{13}$	$t_{54} = t_3 \wedge t_{33}$
$t_7 = x_{19} \wedge x_{27}$	$t_{22} = t_5 \wedge t_{20}$	$y_{22} = t_{12} \wedge t_{34}$	$y_{15} = t_{44} \wedge t_{45}$	$y_9 = y_8 \wedge t_{54}$
$t_8 = x_4 \wedge x_{12}$	$y_{19} = t_6 \wedge t_{22}$	$t_{35} = x_{14} \wedge t_{13}$	$y_{23} = t_{15} \wedge t_{45}$	$t_{55} = t_{21} \wedge t_{31}$
$t_9 = x_{20} \wedge x_{28}$	$t_{23} = x_{11} \wedge t_{15}$	$y_6 = t_{10} \wedge t_{35}$	$t_{46} = t_{12} \wedge t_{36}$	$y_1 = t_{38} \wedge t_{55}$
$t_{10} = x_5 \wedge x_{13}$	$t_{24} = t_7 \wedge t_{23}$	$t_{36} = x_5 \wedge x_{21}$	$y_{14} = y_6 \wedge t_{46}$	$t_{56} = x_4 \wedge t_{17}$
$t_{11} = x_{21} \wedge x_{29}$	$y_3 = t_4 \wedge t_{24}$	$t_{37} = x_{30} \wedge t_{17}$	$t_{47} = t_{31} \wedge t_{33}$	$t_{57} = x_{19} \wedge t_{56}$
$t_{12} = x_6 \wedge x_{14}$	$t_{25} = x_2 \wedge x_{18}$	$t_{38} = x_{17} \wedge t_{16}$	$y_{17} = t_{19} \wedge t_{47}$	$y_{12} = t_{27} \wedge t_{57}$
$t_{13} = x_{22} \wedge x_{30}$	$t_{26} = t_{17} \wedge t_{25}$	$t_{39} = x_{13} \wedge t_8$	$t_{48} = t_6 \wedge y_3$	$t_{58} = x_3 \wedge t_{28}$
$t_{14} = x_{23} \wedge x_{31}$	$t_{27} = t_9 \wedge t_{23}$	$y_5 = t_{11} \wedge t_{39}$	$y_{11} = t_{26} \wedge t_{48}$	$t_{59} = t_{17} \wedge t_{58}$
$t_{15} = x_7 \wedge x_{15}$	$t_{28} = t_8 \wedge t_{20}$	$t_{40} = x_{12} \wedge t_{36}$	$t_{49} = t_2 \wedge t_{38}$	$y_{28} = x_{20} \wedge t_{59}$
$t_{16} = x_8 \wedge t_1$	$t_{29} = x_{10} \wedge t_2$	$t_{41} = x_{29} \wedge t_9$	$y_{25} = y_{24} \wedge t_{49}$	
$y_0 = t_{15} \wedge t_{16}$	$y_2 = t_5 \wedge t_{29}$	$y_{21} = t_{10} \wedge t_{41}$	$t_{50} = t_7 \wedge y_{19}$	
$t_{17} = x_7 \wedge x_{23}$	$t_{30} = x_{26} \wedge t_3$	$t_{42} = x_{28} \wedge t_{40}$	$y_{27} = t_{26} \wedge t_{50}$	

Listing 1: MixColumn with 92 gates

The study of the above circuit reveals that after adding the first 66 gates the total distance is 26, i.e., it already shows a 92 gates solution in case no more shared gates. The vector of distances is:

$$D = [0 \ 0 \ 0 \ 0 \ 2 \ 2 \ 2 \ 2 \ | \ 0 \ 0 \ 0 \ 0 \ 0 \ 2 \ 0 \ 2 \ | \ 2 \ 3 \ 2 \ 3 \ 0 \ 0 \ 0 \ 0 \ | \ 0 \ 2 \ 0 \ 2 \ 0 \ 0 \ 0 \ 0 \]$$

which indicates that there could, potentially, be more shared gates. We leave this for further research.

References

- [BFI19] Subhadeep Banik, Yuki Funabiki, and Takanori Isobe. More results on shortest linear programs. Cryptology ePrint Archive, Report 2019/856, 2019. <https://eprint.iacr.org/2019/856>.
- [BP10] Joan Boyar and René Peralta. A New Combinational Logic Minimization Technique with Applications to Cryptology. In Paola Festa, editor, *Experimental Algorithms*, pages 178–189, Berlin, Heidelberg, 2010. Springer Berlin Heidelberg.
- [EJMY19] Patrik Ekdahl, Thomas Johansson, Alexander Maximov, and Jing Yang. A new SNOW stream cipher called SNOW-V. Cryptology ePrint Archive, Report 2018/1143 version 20190603:135044, June 3, 2019. <https://eprint.iacr.org/eprint-bin/getfile.pl?entry=2018/1143&version=20190603:135044&file=1143.pdf>.
- [EM19] Patrik Ekdahl and Alexander Maximov. New Circuit Minimization Techniques for Smaller and Faster AES SBoxes. Cryptology ePrint Archive, Report 2019/802, 2019. <https://eprint.iacr.org/2019/802>.
- [JMPS17] Jmy Jean, Amir Moradi, Thomas Peyrin, and Pascal Sasdrich. Bit-Sliding: A Generic Technique for Bit-Serial Implementations of SPN-based Primitives. In *Cryptographic Hardware and Embedded Systems CHES 2017*, volume 10529 of *Lecture Notes in Computer Science*, pages 687–707. Springer, 2017.
- [KLSW17] Thorsten Kranz, Gregor Leander, Ko Stoffelen, and Friedrich Wiemer. Shorter Linear Straight-Line Programs for MDS Matrices. *IACR Transactions on Symmetric Cryptology*, 2017(4):188–211, Dec. 2017.
- [TP19] Quan Quan Tan and Thomas Peyrin. Improved heuristics for short linear programs. Cryptology ePrint Archive, Report 2019/847, 2019. <https://eprint.iacr.org/2019/847>.