# Pushing the Limits of Fault Template Attacks: The Role of Side-Channels

Sayandeep Saha<sup>1</sup>, Arnab Bag<sup>1</sup>, and Debdeep Mukhopadhyay<sup>1</sup>

Department of Computer Science and Engineering, Indian Institute of Technology,
Kharagpur
{sahasayandeep, abag, debdeep}@iitkgp.ac.in

**Abstract.** Fault Template Attack (FTA) is a recently proposed class of fault attacks, which exploits the fact that activation and propagation of a fault through combinational logic is data-dependent. Even at the presence of masking and state-of-the-art fault countermeasures, FTA can perform key recovery even at the middle rounds of block ciphers without any access to the ciphertexts. The templates can combine information from different fault locations and cipher executions. This capability of templates is quite powerful and may lead to stronger attacks.

In this paper, we enhance the FTA attacks by considering side-channel information during fault injection. Some of the recently proposed combined countermeasures against Statistical Ineffective Fault Analysis (SIFA) and Side-Channel Attack (SCA) fall prey against FTA after this enhancement. The success of the proposed attacks stem from some non-trivial fault propagation properties of S-Boxes, which remained unexplored in the original FTA proposal. We also relax the fault model to some extent from that of the original FTA. The proposed attacks are validated on the hardware implementation of a masked  $\chi_3$  S-Box through gate-level power trace simulation, establishing its practicality and efficacy.

**Keywords:** Fault Attack · Side-channel · Masking.

# 1 Introduction

Implementation-centric attacks on cryptographic primitives are one of the greatest practical threats to secure communication. The core idea behind such attacks is to exploit the physical properties of implementations, which often correlate with the secret. Especially for embedded and IoT devices, such physical properties are easily accessible to an adversary. Most of the implementation attacks are quite challenging to prevent, and there is a continuous effort for building suitable countermeasures against such exploits.

Side-Channel Attacks (SCA) [1–3] and Fault Attacks (FA) [4,5] are the two most established classes of implementation attacks. An SCA adversary exploits the fact that the power consumption or electromagnetic (EM) radiation from a cryptographic implementation is correlated with the computation. Passive eavesdropping on these signals may lead to the recovery of the secret. An FA

adversary, on the other hand, actively perturbs the computation and exploit the faulty responses to derive the secret. Controlled transient perturbation of the computation, as required for FA, is feasible for both hardware and software implementations. Some popular means of injecting such controlled faults include clock/voltage glitching [6], EM radiation [7], and laser injection [8]. Over the years, the injection mechanisms have improved significantly, which allows an adversary to perform injection even at a bit-level precision with very high repeatability of the same fault [7,8].

Over the years several countermeasures have been proposed for both SCA and FA prevention. In the context of SCA, the most prominent class of countermeasures is the masking [9–12]. Loosely speaking, masking aims to remove the dependency between the power/EM signals and the cryptographic computation by randomizing each execution. This randomization is achieved by realizing secret sharing at the circuit-level. More precisely, masking schemes randomly split each variable x into multiple variables  $x^1, x^2, \dots, x^{d+1}$  called shares of x, which satisfies the invariant  $x^1 \star x^2 \star \cdots \star x^{d+1} = x$ . Here  $\star$  denotes some field operation. A function f() operating on x (and maybe some other variables  $y, z, \cdots$ ) is also split into multiple component functions  $f_1, f_2, \cdots f_m$  such that  $\star$  combination of the outcomes from these functions matches with the actual outcome of f. In order to perform the SCA on such an implementation, the adversary must combine the information from all d+1 shares of a variable. No proper subset of the shares of a target variable leak information about the variable. Breaking such schemes thus requires a statistical analysis with d-th order moment and the data complexity (i.e. the number of encryptions required) of the attacks increases almost exponentially with the statistical order d.

Most of the FA countermeasures use some form of redundancy in computation to detect the presence of a fault. Upon detection of a fault, the cipher output is either muted or randomized. The redundancy is realized either in time/space or as information redundancy in the form of Error-Correcting Codes (ECC) [6]. Furthermore, the fault detection operation is either applied at the end of each round, or the end of the complete encryption operation. Such countermeasures are found to be effective for many of the fault models with an exception for so-called *ineffective faults*. Ineffective faults are those faults which may or may not corrupt the output depending upon the value(s) of some intermediate variable(s). The Statistical Ineffective Fault Attacks (SIFA) and Fault Template Attacks (FTA), which exploit the data-dependency of ineffective faults, can successfully bypass most of the detection-based countermeasures [13,14]. To prevent SIFA, fine-grained error correction on shares is suggested [15], so that the datadependency of fault ineffectivity is mitigated. Another alternative is to apply certain modifications to the S-Box implementations so that every fault becomes effective [16]. In such cases, error detection at the end of computation becomes sufficient for SIFA prevention.

Most of the (if not all) unprotected cryptographic primitives (without loss of generality, in this work we consider symmetric key primitives only) are vulnerable against SCA and FA. It is thus desirable that such primitives include

countermeasures for both the attack classes. Recently, there have been multiple proposals which combine masking with some FA countermeasure to prevent both SCA and FA [15–17]. However, an interesting question still remains – do these schemes provide protection while both SCA and FA are applied simultaneously? While many of these proposals already show vulnerability for SIFA, there exist some recent proposals [15, 16, 18, 19] which successfully prevents SIFA.

The aim of this work is to show that certain implementations containing both SCA and FA countermeasures are still insecure, even if they explicitly include SIFA protection. In order to show this, we enhance the recently proposed FTA attacks by considering side-channel leakage in the presence of faults. More precisely, we exploit side-channel leakage from the detection and correction operations in the presence of faults. The key cause behind the success of SCA enhanced FTA (referred as SCA-FTA in this work) is that output differentials of an S-Box leak information about the input of the S-Box, if the fault location is fixed (that means the input differential is fixed.). Using this fact, we can expose intermediate states of a symmetric key primitive, even if it includes FA, SCA and certain SIFA countermeasures. Our contributions are as follows:

#### 1.1 Our Contributions:

We propose SCA-FTA which constructs fault templates using side-channel leakage during fault injection. Exploiting the fact that fault propagation through non-linear functions such as S-Boxes is data-dependent, we target implementations containing both FA and SCA countermeasures. The proposed attacks exploit SCA leakage from the error detection/correction operations, and thus raises an important question – how to perform error detection/correction without causing new vulnerabilities? We discuss a potential way to address this issue at the end of the paper.

The fault model exploited in SCA-FTA attack is single bit-flip faults, which has also been exploited in SIFA [14] and FTA [7]. Similar to the original FTA proposal, we also require multiple fault locations with only one fault location exploited per encryption. One important difference with SIFA and FTA (while attacking masked implementations) is that we do not always require fault injections at intermediate points or specific combinational paths of an S-Box computation. Rather injections at S-Box input registers work in our case, which provides greater flexibility from an attacker's perspective. However, it is worth mentioning that our fault model is a superset of SIFA and FTA fault models.

SCA leakage plays an important role in the proposed attack. Loosely speaking, while in original FTA, the templates are created based on whether an output is faulty or not, in SCA-FTA the templates are constructed with SCA leakage traces under the influence of fault injections. In some sense, this combines fault templates with SCA templates. However, while performing attacks on masked

<sup>&</sup>lt;sup>1</sup> Note that both FTA and the proposed SCA-FTA attacks can work by inducing faults in registers and does not require corrupting gates.

implementations, one has to be careful about the statistical order of the leakage. Any attack involving SCA leakage, having a statistical order beyond the claimed SCA security order, is considered as trivial. We carefully take this issue into consideration and show that the proposed attacks do not violate the SCA security margins. We designate an attack on a first-order secure implementation as *efficient*, only if the attack is also first order in terms of SCA analysis.

As an interesting outcome of SCA-FTA, we found that the *non-completeness* property of masking schemes plays an important role behind the success and failure of the attacks. This observation is crucial as it may help in constructing potential countermeasures. However, in this paper, we do not explore the countermeasures in detail and only present a short guideline in this context.

In order to validate our ideas, we utilize different masked S-Boxes. To validate the attacks against SIFA secure implementations we choose one example presented in [16] on  $\chi_3$  S-Box [20]. Furthermore, We validate one of our attack over a hardware implementation of the SIFA secure  $\chi_3$  S-Box [16] through fault simulation and power-trace simulation. Our setup uses commercial tools such as VCS, Design Compiler, and PrimeTime-PX from Synopsys<sup>2</sup> for power trace simulation which is fairly close the actual ones as shown in [21].

It is worth mentioning that previous work has also proposed combined SCA and FA attacks on protected implementations. Notable among them are [22–24], where the error detection operation at the last round was targeted for extracting the fault differential through SCA. However, none of these attacks works for the cases where the error detection is performed on masked data. SCA-FTA works in such a context. Furthermore, no fault templates were constructed to exploit information leakage from different fault locations in these attacks, which is also new in SCA-FTA. Finally, unlike previous attacks, our attacks are applicable to the middle rounds not requiring any ciphertext access (if there are error detection/correction at the middle rounds such as in [15]).

The rest of the paper is organized as follows. We begin with presenting the preliminary ideas of fault-induced SCA leakage in Sec. 2. The SCA-FTA attack is proposed next with application to unmasked implementations in Sec. 3. Sec 4 presents the attacks on masked implementations and two recently proposed SIFA countermeasures. We summarize the practical evaluations in Sec. 5, details of which will follow in the supplementary material (in the extended version of this work to be released later). A brief discussion on a probable countermeasure strategy is presented in Sec. 6. Finally, we conclude in Sec. 7.

#### 2 Fault-Induced SCA Leakage

# 2.1 Faults and Combinational Circuits

A faulty outcome in a combinational circuit is a result of two consecutive events, namely, Fault Activation and Fault Propagation. Given an internal net<sup>3</sup> i in a combinational circuit C, fault activation event assigns i with a value x such that

<sup>&</sup>lt;sup>2</sup> These tools are under registered trademarks of Synopsys Inc.

<sup>&</sup>lt;sup>3</sup> In this paper, we use the terms wire and net interchangeably.




Fig. 1: Fault activation and propagation with stuck-at-0 fault: (a) No fault activation; (b) Fault activation and propagation for XOR; (c) Fault activation but no propagation for AND; (d) Fault activation and propagation for AND.

i carries complement of x (i.e.  $\overline{x}$ ) in the presence of a fault in i, and x, otherwise. On the other hand, fault propagation is an event which takes place when the impact of an activated fault is observed to some output net of the circuit  $\mathcal{C}$ . The goal of an Automatic Test Pattern Generation (ATPG) algorithm is to figure out test vectors which can activate and propagate a fault happening at some internal net i to the output, leading to the detection of that fault. Detection of a fault depends on the test vector and the location of the faulty net in  $\mathcal{C}$ .

The most important observation in this context is the location and inputdependency of fault detection for a given combinational circuit. This datadependency has also been utilized in the original FTA and SIFA. The data dependency stems from the fact that fault propagation through basic gates is data-dependent. To further explain this, we consider the XOR and the AND gates shown in Fig. 1. The activation of the fault in any of the inputs of these gates depends upon the current value assigned to the input. For example, if we consider a stuck-at-0 fault, the target input net must be assigned to a value 1 in order to activate the fault (ref. Fig. 1(b), (c), (d)). However, in the case of bit-flip faults, the fault activation happens with certainty and does not depend on the value in the net. The fault propagation depends on the type of the gate. In the case of an XOR gate, the fault propagation happens whenever there is a fault activation in one of the input nets <sup>4</sup> (Fig. 1(b)). In contrast, fault propagation in an AND gate is dependent on the fault activation, and the values assigned to the other non-faulty input nets of the gate. More precisely, fault propagation requires all the other input nets to have a value 1 (also called the non-controlling value for an AND gate; Fig. 1(d)). Similar impacts can be observed for OR gates where the non-controlling value is 0. To summarize, we have the following observations:

- 1. Stuck-at faults at an input net of an XOR gate only leak the value at the faulty net by means of fault activation. Fault propagation in XOR gate happens with certainty whenever there is a fault at an input.
- 2. Bit-flip faults at an XOR gate input does not leak the input value as the activation is not data-dependent.
- 3. Both stuck-at and bit-flip faults leak input values of an AND gate through fault propagation, except the value of the faulty net in case of bit-flip faults.

Most of the fault-induced leakages in combinational circuits are caused by the three abovementioned conditions. In the next subsection, we analyse the impact

<sup>&</sup>lt;sup>4</sup> Note that here we restrict ourselves to the cases where only one input net is faulty.




Fig. 2: Fault propagation through  $\chi_3$  S-Box for a bit-flip fault at  $x_0$ . The wires through which the fault propagates without data dependency are shown in red. The data-dependent propagation is shown in blue. For each AND gate, the input controlling the propagation is shown in green.

of them for multi-output combinational circuits. Without loss of generality, we shall mostly use bit-flip faults.

#### 2.2 Fault Propagation in Multi-Output Combinational Circuits

Combinational circuits, in general, contain  $fan\text{-}outs^5$  as well as multiple outputs. Depending on the structure of the circuit, the fault location, and the input value an injected fault may corrupt one or multiple of these outputs. Interestingly, there exists a data and fault location-dependent pattern of output corruption for a given multi-output circuit. To explain this we consider the circuit shown in Fig. 2 which is the  $\chi_3$  S-Box from [20]. Note that we specifically consider an S-Box here as they are going to be the primary attack targets in the rest of the paper. The logic expressions corresponding to each output of  $\chi_3$  are given as:

$$y_0 = x_0 + x_1 \overline{x_2} y_1 = x_1 + x_2 \overline{x_0} y_2 = x_2 + x_0 \overline{x_1}$$
 (1)

Here  $x_0$ ,  $x_1$ ,  $x_2$  denote the input bits of the S-Box and  $y_0$ ,  $y_1$ ,  $y_2$  represent the output bits.  $x_0$  and  $y_0$  denote the Most Significant Bits (MSB) of the input and output, respectively. Without loss of generality, we consider a bit-flip fault at the input  $x_0$ . The fan-outs allow the fault to propagate to all three output logic expressions. However, the propagation patterns depend on the inputs. One may observe that the fault always propagates to the output  $y_0$  irrespective of the inputs. This is because the fault model is bit-flip and  $x_0$  exists linearly in the expression of  $y_0$  (i.e.  $x_0$  is the input of an XOR gate). However,  $y_1$  gets corrupted only if  $x_2 = 1$ . Similarly,  $y_2$  if faulty only if  $x_1 = 0$ .

The fault patterns corresponding to each input pattern of the S-Box is shown in Table 1 for the above-mentioned fault location. The patterns leak the values

<sup>&</sup>lt;sup>5</sup> A fan-out is a structure where one net drives the input of multiple gates. The driver net is called the *fan-out stem* and the inputs driven by the *fan-out stem* are called *fan-out branches*.

Table 1: Inputs and Corresponding Fault Patterns for  $\chi_3$  S-Box for a bitflip fault at  $x_0$ 

ı	u								
	$x_0$	$x_1$	$ x_2 $	$y_0$	$y_1$	$y_2$			
	0	0	0	F	С	F			
	0	0	1	F	F	F			
	0	1	0	F	С	С			
	0	1	1	F	F	С			
	1	0	0	F	С	F			
	1	0	1	F	F	F			
	1	1	0	F	С	О			
	1	1	1	F	F	С			

Table 2: Distinct fault patterns and the inputs causing them for bit-flip fault at  $x_0$  of  $\chi_3$ 

ι	116	aı	$x_0$	) or $\chi$
	$y_0$	$y_1$	$y_2$	Input
	F	С	F	(0,4)
	F	F	F	(1,5)
	F	С	С	(2,6)
	F	F	С	(3,7)

of  $x_1$  and  $x_2$ , hence resulting in an entropy reduction of 2 bits for the S-Box input. No information is leaked for  $x_0$ . As a result of 2-bit entropy loss, there are only two inputs corresponding to each fault pattern (ref. Table 2). Choosing any other fault injection point, (say  $x_1$ ) would leak the value of  $x_0$ . Data-dependent output fault patterns exist for most of the existing S-Box constructions. The key reason behind this data-dependency is the non-linearity which is essential for any S-Box. However, the amount of entropy loss may vary depending on the S-Box structure. To illustrate this, we consider the 4 bit S-Box from the block cipher PRESENT [25] given as follows:

$$y_0 = x_0 x_1 x_3 + x_0 x_2 x_3 + x_0 + x_1 x_2 x_3 + x_1 x_2 + x_2 + x_3 + 1$$

$$y_1 = x_0 x_1 x_3 + x_0 x_2 x_3 + x_0 x_2 + x_0 x_3 + x_0 + x_1 + x_2 x_3 + 1$$

$$y_2 = x_0 x_1 x_3 + x_0 x_1 + x_0 x_2 x_3 + x_0 x_2 + x_0 + x_1 x_2 x_3 + x_2$$

$$y_3 = x_0 + x_1 x_2 + x_1 + x_3$$
(2)

Here  $x_0$ ,  $x_1$ ,  $x_2$ ,  $x_3$  are the inputs and  $y_0$ ,  $y_1$ ,  $y_2$ ,  $y_3$  are outputs.  $x_0$  and  $y_0$  are the Most Significant Bits (MSB) of the input and output, respectively. A fault in  $x_0$  in this case propagates to  $y_0$  only if  $x_1x_3 + x_2x_3 + 1 = 1$  ( $x_1x_3 + x_2x_3 + 1 = 0$ , otherwise). Similarly,  $y_1$  gets corrupted if  $x_1x_3 + x_2x_3 + x_2 + x_3 + 1 = 1$ , and  $y_2$  gets corrupted if  $x_1x_3 + x_1 + x_2x_3 + x_2 + 1 = 1$ . Simplification of these equations results in the exposure of  $x_1$ ,  $x_2$  and  $x_3$  if  $(x_1 + x_2) = 1$  (that is an entropy reduction of 3 bits). If  $(x_1 + x_2) = 0$ , an entropy reduction of 2 bits happen for  $x_1, x_2, x_3$  with constraints  $(x_1 + x_2) = 0$  and  $(x_2 + x_3) = 0$  (or  $(x_2 + x_3) = 1$ ). Table. 3 shows the distinct fault patterns at the output and inputs causing them.

The entropy losses due to data-dependency of output differentials can also be explained by means of the Differential Distribution Table (DDT) of an S-Box. Let us consider the DDT of PRESENT S-Box depicted in Table. 4. Referring to the fault location  $x_0$  from the previous paragraph (which is the MSB), the input differential between the correct input nibble X and faulty input nibble  $X_f$  becomes  $\delta_i = X + X_f = 8$ . The output differentials ( $\delta_o$ ) corresponds to the fault patterns at the output ("F" denotes 1 and "C" denotes 0). In the  $\delta_i$ -th row of the DDT, there are only 6 non-zero cells indicating only 6 distinct output differentials are possible if a fault is injected at  $x_0$ . Furthermore, there are 4 cells with value 2 indicating that for 4 of the possible output differentials there are

Table 3: Distinct fault patterns and the inputs causing them for bit-fault at  $x_0$  in PRESENT S-Box

$y_0$	$y_1$	$y_2$	$y_3$	Input
F	С	F	F	(1,6,9,14)
F	F	С	F	(4,12)
$^{\rm C}$	F	F	F	(5,13)
F	F	F	F	(0,7,8,15)
F	С	С	F	(2,10)
$^{\rm C}$	С	F	F	(3,11)

Table 4: DDT for PRESENT

$\delta_o \over \delta_i$	0	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15
0	16	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
1	0	0	0	4	0	0	0	4	0	4	0	0	0	4	0	0
2	0	0	0	2	0	4	2	0	0	0	2	0	2	2	2	0
3	0	2	0	2	2	0	4	2	0	0	2	2	0	0	0	0
4	0	0	0	0	0	4	2	2	0	2	2	0	2	0	2	0
5	0	2	0	0	2	0	0	0	0	2	2	2	4	2	0	0
6	0	0	2	0	0	0	2	0	2	0	0	4	2	0	0	4
7	0	4	2	0	0	0	2	0	2	0	0	0	2	0	0	4
8	0	0	0	2	0	0	0	2	0	2	0	4	0	2	0	4
9	0	0	2	0	4	0	2	0	2	0	0	0	2	0	4	0
10	0	0	2	2	0	4	0	0	2	0	2	0	0	2	2	0
11	0	2	0	0	2	0	0	0	4	2	2	2	0	2	0	0
12	0	0	2	0	0	4	0	2	2	2	2	0	0	0	2	0
13	0	2	4	2	2	0	0	2	0	0	2	2	0	0	0	0
14	0	0	2	2	0	0	2	2	2	2	0	0	2	2	0	0
15	0	4	0	0	4	0	0	0	0	0	0	0	0	0	4	4

only 2 possible input values (that is an entropy loss of 3 bits for a 4-bit S-Box input). Finally, there are 2 cells with 4 input values indicating an entropy loss of 2 bits corresponding to those output differentials. The output differentials are directly linked with the constraints we derived in the last paragraph using the concept of fault propagation (i.e. output differentials decide the right-hand side of each constraint equation). Even though we link the data-dependency of output differentials with DDT, in the rest of the paper, we shall continue giving explanations in terms of fault propagation only as it seems more intuitive. However, it is worth mentioning that similar (albeit complex) explanations can be given in terms of DDT as well.

# 2.3 The Role of SCA Leakage

It is clear from the last subsection that the knowledge of the output fault patterns of an S-Box leads to the leakage of its inputs. However, an important question still remains – how to track down the output fault patterns in a cipher implementation. In case of an unprotected implementation, it is straightforward for several Substitution-Permutation Network (SPN) constructions (such as AES or PRESENT) if the faults are injected at the inputs of the last round S-Boxes. This is because the attacker can obtain both correct and the faulty ciphertexts in this case. However, in this paper, we are mainly interested in protected implementations. For simplicity, let us first consider only FA protected implementations. Almost every FA-protected implementation incorporates time/space/information redundancy to detect the injected faults. Without loss of generality, we consider simple time/space redundancy where the cryptographic computation is performed at least two times and the end results are checked for mismatch. In the case of mismatch, no ciphertext (or maybe a randomized ciphertext) is returned. The check can also be incorporated in a per-round manner [26]. Such checks are usually performed by computing bitwise XOR between the actual and the redundant states followed by a bitwise OR.

Table 5: HW of fault patterns and inputs causing them (for bit-flip fault at  $x_0$  in  $\chi_3$ 

^	crr .	
	$_{\mathrm{HW}}$	State
	1	(2,6)
	2	(0,4,3,7)
	3	(1.5)

Table 6: HW of fault patterns and inputs causing them (for bit-flip fault at  $x_0$  in PRESENT S-Box)

$_{ m HW}$	State
2	(2, 10, 3, 11)
3	(1, 6, 9, 14, 4, 12, 5, 13)
4	(0,7, 8, 15)

#### 2.3.1 SCA Leakage from Detection:

The bitwise XOR operation performed in several detection-based countermeasures leak information about the fault differential at the S-Box output. Referring to Table. 2 and Table. 3, a faulty ("F") output bit implies that the XOR outcome is 1, and a correct bit implies the XOR outcome is 0. An adversary capable of observing SCA leakage during fault injection can obtain some function of this output differential through the traces. More precisely, the adversary can obtain a  $\mathcal{L} = HW(\delta_0) + \mathcal{N}$  where  $\mathcal{L}$  is the observed SCA leakage, HW is the Hamming weight, and  $\mathcal{N}$  denotes a Gaussian noise. Although the leakage of HW results in some information loss from  $\delta_o$ , some entropy reduction for the S-Box input still takes place. To understand this, once again we refer to the fault patterns and the corresponding S-Box inputs from Table. 2 and Table. 3. In case of Table. 2, a HW value 1 indicates that the input is in the set (2,6), HW value 2 indicates that the input belongs to the set (0, 4, 3, 7), and HW value 3 indicates the input is in (1,5). This is consolidated in Table. 5. Similar mappings can be constructed for Table. 3 (ref. Table. 6). Clearly, even in the absence of faulty ciphertexts, the S-Box inputs can be exposed, which may lead to key or state recovery attacks.

#### 3 SCA-FTA: The SCA-Enhanced FTA

The last section motivates the importance of output differentials of S-Boxes and how they can be observed through SCA leakage. In this section, we exploit this observation for constructing practical attacks on block ciphers or other symmetric key primitives like hash functions. The attacks described in this section rely on the construction of templates in an offline phase, which is then utilized for recovering intermediate states of symmetric-key primitives.

#### 3.1 The Template Attack

The main assumption behind template attacks (whether side-channel template or fault template) is that an attacker can extensively profile a device similar to the target device. Such attacks consist of two phases:

#### 3.1.1 Offline Phase (Template Building):

In the offline phase the adversary gathers information from a device (similar to the target), for which she has the complete knowledge and control of the secrets.

The main idea is to construct an informed model, which can be utilized to derive the secret from a target device during the actual attack. Formally, a template in SCA-FTA can be described as a mapping  $\mathcal{T}: \mathcal{S}_{\mathcal{F}} \to \mathcal{X}$ , where an  $s \in \mathcal{S}_{\mathcal{F}}$  is a tuple described as  $s = \langle \mathcal{G}_1(\mathcal{O}_{fl_1}), \mathcal{G}_2(\mathcal{O}_{fl_2}), \cdots, \mathcal{G}_M(\mathcal{O}_{fl_M}) \rangle$ . Each  $\mathcal{O}_{fl_i}$  denote a set of SCA traces (power or EM) under the influence of fault injections at location  $fl_i$  and each  $\mathcal{G}_i$  is a function extracting specific information from these traces. The range set  $\mathcal{X}$  represents a part of the secret intermediate state (for example, value of a byte/nibble).

At this point, it is important to compare the templates of SCA-FTA from the templates of original FTA. In original FTA proposal, the observables were the correctness of the computation at the end. In contrast, we use the sidechannel leakage from the computation under the influence of faults. Similar to the FTA, SCA-FTA also compiles information from multiple fault locations. For both the attacks, only one fault location is excited per encryption. However, a key difference between the two attacks is that while original FTA can only exploit the information whether an encryption is faulty or not at the end of computation, SCA-FTA can utilize fault information even from internal computation through SCA leakage. This, in turn, helps us to relax the fault model of SCA-FTA to some extent<sup>6</sup>. The difference with SCA template attacks is that while SCA templates are usually formed on the intermediate state values, templates in SCA-FTA are formed on the leakage from error-handling logic. Further, as we show for the masked implementations, SCA-FTA does not construct any template on the masks. In contrast, SCA template attacks need to construct templates on both the mask and the state values (hence resulting in higher-order attacks) for breaking masked implementations [3].

#### 3.1.2 Attack Phase (Template Matching):

In the online phase, the adversary injects faults at the predefined locations (from the template building phase)  $\langle fl_1, fl_2, \dots, fl_M \rangle$  on a target device with an unknown secret. The secret is recovered by first constructing an  $s \in \mathcal{S}_{\mathcal{F}}$  from the observables, and then using the mapping defined in  $\mathcal{T}$ .

In the next few subsections, we continue describing the SCA-FTA attacks on unmasked implementations.

#### 3.2 Attacking Unmasked FA-Secure Implementations

Exploiting the ideas developed in the previous sections, here we present the first concrete realization of SCA-FTA. We consider an unmasked implementation of PRESENT with fault detection at the end of encryption. Since the detection step is present at the end of the computation, we target the last round S-Box computation with faults. The plaintext is kept fixed in this attack. The

<sup>&</sup>lt;sup>6</sup> The FTA proposal demands certain restrictions over the fault propagation for which one needs to inject faults at intermediate computation of the S-Box. While it is practically feasible, it requires better control during fault injection. In contrast, SCA-FTA only requires single-bit corruptions at S-Box inputs. Nevertheless, SCA-FTA can also utilize the fault models of FTA.

Table 7: Template (noise-free) for unmasked FA-protected PRESENT

aim of the attacker here is to extract the inputs to the last round S-Box layer of PRESENT. We also assume that the correct ciphertext corresponding to the plaintext is available to the attacker.

#### 3.2.1 Template Building:

It has already been shown in Sec. 2.3.1 that HW of output differential leaks information for a given fault location. However, the entropy loss may not be sufficient with a single fault location for efficiently recovering the S-Box inputs via template matching. The trick for further entropy reduction is to combine information from multiple fault locations, with only one location excited per encryption. The fault locations chosen in this specific experiment on PRESENT are  $fl_1 = x_0$ ,  $fl_2 = x_1$ ,  $fl_3 = x_2$  and  $fl_4 = x_3$ . In all the cases, we inject bit-flip faults.

For the sake of explanation, we illustrate the attack here for a noise-free case, where the HW of the detection operation is considered as the SCA leakage. However, the algorithms will be described considering the actual noisy scenario (and they do not vary significantly from the noise-free cases). The template building algorithm is described in Algorithm. 1 for a single S-Box. For each input value and fault location, the output differential is observed through SCA leakage. For the noise-free case, we represent this information as HW of the output differentials, which is obtained from the XOR operations of the detection step. Hence, each  $s \in \mathcal{S}_{\mathcal{F}}$  is a tuple  $s = \langle \mathcal{G}_1(\mathcal{O}_{fl_1}), \mathcal{G}_2(\mathcal{O}_{fl_2}), \mathcal{G}_3(\mathcal{O}_{fl_3}), \mathcal{G}_4(\mathcal{O}_{fl_4}) \rangle$ , with  $\mathcal{O}_{fl_i}$  containing traces corresponding to the fault location  $fl_i$ . Each  $\mathcal{G}_i$  here corresponds to the mean and standard deviation (or mean vector and covariance matrix if multiple-points are considered for template building) over some leaky points at the traces from a  $\mathcal{O}_{fl_i}$  set (that is all  $\mathcal{G}_i$ s are the same and denoted as  $\mathcal{G}$ ). For the noise-free cases, we store the average HW values only. The range set  $\mathcal{X}$  in the templates consists of suggestions for a nibble value. The template corresponding to the noise-free case is shown in Table. 7.

<sup>7</sup> Note that, in order to perform template construction in a noisy environment, we might need to store the covariance matrix of the traces as well. However, using the covariance matrix for template building and matching does not mean that the attack is second-order. Clear evidence of this fact is that in a noise-free case here, we can construct the template on mean values of leakage.

#### Algorithm 1 BUILD\_TEMPLATE

```
Input: Target implementation C, Faults fl_1, fl_2, ..., fl_M, num_{ob}
Output: Template \mathcal{T}
\mathcal{T} := \emptyset
w := \mathsf{GET.SBOX.SIZE}()
\mathsf{for} \ (0 \le x \le 2^w) \ \mathbf{do}
s := \emptyset

For each fl \in \{fl_1, fl_1, ..., fl_M\} \ \mathbf{do}
O_{fl} := \emptyset
\mathsf{for} \ num_{ob} \ \mathsf{observations} \ \mathbf{do}
y_f := C(x)^{fl}
O_{fl} := \mathcal{O}_{fl} \cup \mathsf{SCA.LEAKAGE}(y_f, y_c)
\mathsf{end} \ \mathsf{for}
\mathsf{for}
\mathcal{T} := \mathcal{T} \cup \{(s, x)\}
end for Return \mathcal{T}
```

# 3.2.2 Template Matching:

In the online phase of the attack, the fault injections are performed at  $fl_1$ ,  $fl_2$ ,  $fl_3$  and  $fl_4$ . The attacker acquires traces  $\mathcal{O}_{fl_i}$  corresponding to each fault location. However, the template matching here is not a simple table lookup (except for the noise-free case). Here we consider each  $s \in \mathcal{S}_{\mathcal{F}}$  and check which one of them is statistically closest to the traces obtained in the online phase. For the traces corresponding fault location  $fl_i$   $(1 \leq i \leq M)$ , we perform a log-likelihood-estimation (LLE) considering each  $s_i$   $(s = \langle s_i \rangle_{i=1}^{i=M})$  as follows:

$$L(s_i, \mathcal{O}_{fl_i}) = \sum_{j=0}^{j=|\mathcal{O}_{fl_i}|} \log(\mathbb{P}[\mathcal{O}_{fl_i}[j]; \mathbf{m_{s_i}}, \sigma_{s_i}])$$
(3)

Here L denotes the log-likelihood function,  $\mathcal{O}_{fl_i}[j]$  denote traces from the set  $\mathcal{O}_{fl_i}$ .  $\mathbf{m_{s_i}}$  and  $\sigma_{\mathbf{s_i}}$  denote the mean (resp. mean vector) and standard deviation (resp. covariance matrix) stored in  $s_i$ . They are the outcomes of  $\mathcal{G}_i$  during template building. The  $s_i$  having the highest log-likelihood value is considered to be the correct one for the obtained traces. After finding out the highest  $s_i$  for every fault location  $fl_i$ , we construct an s' combining all  $s_i$  suggestions, which should match with exactly one  $s \in \mathcal{S}_{\mathcal{F}}$ . Note that, in some cases, an exact match for s' may not be obtained due to noise. In those cases, we select an s from the template for which the maximum number of  $s_i$ s have matched. One convenient way of doing this matching is to compute Euclidean distance between s' and each  $s \in \mathcal{S}_{\mathcal{F}}$ . The s with minimum distance gives the correct answer. The template matching algorithm is outlined in Algorithm. 2.

**Key Recovery:** The template building and matching steps described above, target one S-Box at a time. In order to extract a complete round key, one needs to extract the complete intermediate state of the cipher under consideration. In the present context, the attack requires 4 distinct fault locations per S-Box and hence  $16 \times 4 = 64$  distinct fault locations. For serialized hardware implementations and software implementations, where one S-Box is called multiple

### Algorithm 2 MATCH\_TEMPLATE

```
Input: Protected cipher with unknown key C_k, Faults fl_1, fl_2, ..., fl_M, Template \mathcal{T}, num_{ob}
Output: Set of candidate correct states x_{cand}
      x_{cand} := \emptyset
                                                                                                                   ▷ Set of candidate states
      w := GET\_SBOX\_SIZE()
      s' := \emptyset
     for each fl \in \{fl_1, fl_2, \cdots fl_M\} do \mathcal{O}_{fl} := \emptyset for num_{ob} observations do
                y_f := C(x)^{fl}
                                                                ▶ Inject fault in one copy of the S-Box for each execution
           \begin{array}{c} y_c := C(x) \\ \mathcal{O}_{fl} := \mathcal{O}_{fl} \cup \text{SCA\_LEAKAGE}(y_f, \, y_c) \\ \text{end for} \end{array}
                                                                                   ▶ Leakage from the fault detection operation
              := s' \cup \operatorname{arg\,max} L(s[fl], \mathcal{O}_{fl})
                          s[fl]; s \in S_{\mathcal{F}}
      end for
      x_{cand} := x_{cand} \cup \{\mathcal{T}(\arg\min Dist(s, s'))\}
                                                                                                     \triangleright \ Distimplies Euclidean distance
     Return x_{cand}
```

times, finding out injection locations for a single S-Box is sufficient. To cover all S-Boxes, it is sufficient to change the timing (i.e. clock cycles) of injections. Furthermore, considering the ciphertext as known, recovering the S-Box inputs of the penultimate round may result in complete key recovery. However, referring to the templates shown in Table. 7, the recovered keys are not unique as for half of the patterns we get multiple suggestions. Even considering this we found that the round key complexity after attacks vary roughly from 2<sup>8</sup> to 2<sup>9</sup> for an entire round of PRESENT, which is fairly reasonable. The required number of injections (and thus the number of traces per location) also depends upon the noise incurred during experiments. One may note that noise can come from two distinct sources here – the fault injection and the SCA measurements. Noise in fault injections may occur due to injections at undesired locations and missed injections. Although such noise strongly depends upon the injection instrumentation, we found for practical setups like EM injection we can have a noise probability of around 42% [7]. For SCA noise, we found that the standard deviation values (covariance, while multiple points are considered together) of measurements may vary up to 4.086 in our practical setup. We deliberately add noise with the HW values according to these noise parameters. The attack roughly requires 420 – 635 traces per fault location. Overall, roughly 34,000 traces were sufficient for recovering an entire last round state of PRESENT.

Middle Round Attacks: The proposed SCA-FTA attack works equally well for middle-round attacks like the original FTA. However, in this case, the cipher must perform redundancy checks in a per-round manner, which is true for several countermeasure implementations such as [26]. Moreover, some of the recently proposed countermeasures against SIFA performs error correction in a per-round manner [15]. However, for all these cases, the attacker must recover two consecutive states in order to extract the key. The number of fault locations gets doubled in this case.

From the next section onward, we shall focus on attacks on masked implementations with FA countermeasures. In SCA-FTA, where there is an SCA component in the attack, evaluation against masking becomes crucial. Moreover,

any SCA and FA secure implementation is supposed to be protected against a combined adversary as well, which increases the relevance of the study we are going to make in the following sections.

#### 4 SCA-FTA on Combined SCA and FA Countermeasures:

We begin this section with a brief (informal) overview of masking schemes and their security. Subsequently, we present the SCA-FTA attacks on implementations having both SCA and FA countermeasures. We note that the original FTA proposal already covers implementations having masking and FA countermeasures. However, recently proposed SIFA countermeasures were not evaluated in the FTA proposal. We therefore, specifically focus on two recently proposed SIFA countermeasures [16] and [15] which also include masking.

### 4.1 A Brief Overview of Masking:

Masking is the most popular and well-studied countermeasure against SCA attacks. The main idea behind Boolean masking is to split the data into multiple random shares such that their addition over  $GF(2^n)$  returns the actual value. Every function which processes over the data is also split into multiple component functions. The basic requirement of masking is the statistical independence of each intermediate signal from the unshared inputs and outputs.

Security of a masking scheme is often formalized in terms of the probing model introduced in [27]. The main idea behind probing model is that an adversary is allowed to probe only a fixed number of wires (denoted as protection order d) at a time within the circuit. A circuit is called d-th order probing secure if the adversary gains no information about an unshared value even while she probes up to d wires, simultaneously. In masking schemes d-th order security is ensured if the adversary cannot gain any information even by probing d shares corresponding to a single (unshared) bit. It was demonstrated in [28] that there indeed exists a relationship between the probing model and the statistical order of Differential Power Analysis (DPA). In fact, it was shown in [29], that there exists an exponential relationship between the protection order and the number of leakage traces required for revealing the secret.

Splitting (we also denote it as *sharing*) a function into multiple components for operating over input shares is the most critical part of masking. While sharing linear functions over  $GF(2^n)$  is trivial, sharing nonlinear functions require special care. This is because implementations of shared nonlinear functions may result in (unwanted) combining of input shares causing leakage. As a simple example of how nonlinear functions are shared, we consider a 2-share AND gate as follows:

$$q^{0} = x^{0}y^{0} + (x^{0}y^{1} + (x^{1}y^{0} + (x^{1}y^{1} + z)))$$

$$q^{1} = z$$
(4)

Here  $q = q^0 + q^1 = xy$ ,  $x = x^0 + x^1$  and  $y = y^0 + y^1$ .  $x^0$ ,  $x^1$ ,  $y^0$ ,  $y^0$  denote the input shares and  $q^0$  and  $q^1$  denote the output shares. This basic gate should be

secure against first-order attacks under the d-probing model (in order to know  $x^0$ ,  $x^1$ ,  $y^0$ ,  $y^0$  or  $q^0$ ,  $q^1$  the adversary must simultaneously probe two shares of any of the unshared bit). However, in the presence of physical defaults such as glitches, this shared AND gate shows first-order leakage [30]. This is due to the fact that the extra power consumption of XOR gates due to glitches indirectly combines the input shares.

Over the years, several masking schemes have been proposed to alleviate the problems with glitches. The most prominent among them are the Threshold Implementations (TI) [9], which introduces four fundamental properties for ensuring security, namely correctness, uniformity (or input uniformity), noncompleteness, and output uniformity. In particular, the non-completeness property ensures security against glitches. The main idea of non-completeness is that none of the output share expressions (i.e. component functions) contains all the input shares of a bit. While this provides protection against glitches, it also causes a rapid increase in the number of shares. The output uniformity property ensures that while cascading multiple TI sub-blocks, each sub-block can have a uniformly random sharing it its input. The uniformity of input is essential for security. Maintaining output uniformity is, however, not straightforward (especially for higher-order TI) as it depends on the function to be shared as well as the sharing that has been adopted. In the Consolidated Masking Schemes (CMS) [10], the issue with output uniformity was alleviated by introducing refreshing qadqets at the output of each S-Box which requires extra fresh randomness. XORing some of the output shares also work in some cases for maintaining uniformity. The requirement of extra randomness, however, increases the randomness complexity. Since the last couple of years, there has been a constant effort for reducing the randomness complexity of masking. Some notable mentions are the Domain-Oriented Masking (DOM) [11] and Unified-Masking Scheme (UMA) [12].

In the rest of the paper, we shall mainly give examples based on TI and DOM implementations. However, our attacks would also apply to other derivatives of these schemes such as UMA. All of our attacks consider the masks to be unknown and varying randomly, while the plaintext is held fixed. Moreover, we consider an attack to be efficient only if it can be performed by respecting the probing security bounds of the target implementation while exploiting the SCA traces. For example, in the case of a first-order secure implementation, we only consider a first-order SCA-FTA attack as efficient (by first-order SCA-FTA we mean that the statistical analysis on the SCA traces is first-order).

### 4.2 Leakage from Masking and Error Detection

We begin our discussion with DOM AND gates. There exists two variants of DOM AND gates, namely DOM-independent (abbreviated DOM-indep) and DOM-dependent (abbreviated DOM-dep). We analyze both of these variants. We also consider that each DOM AND is instantiated two times. The end re-

sults of them are unmasked and XOR-ed together for correctness check. If the XOR returns 1, it indicates an incorrect computation<sup>8</sup>.

Without loss of generality, we first consider the DOM-indep gate with first-order protection. The construction is depicted in Fig. 3(a) with the fault location. We also present the test construction used for error detection in Fig. 3(b). The faults considered here are bit-flip faults in the input registers of the DOM gate. Let us consider the Boolean expression for the DOM-indep as follows:

$$q^{0} = a^{0}b^{0} + (a^{0}b^{1} + z)$$

$$q^{1} = a^{1}b^{1} + (a^{1}b^{0} + z)$$
(5)

Here each input bit a and b is shared as  $a = a^0 + a^1$  and  $b = b^0 + b^1$ . z denotes a random bit. The output shares are denoted as  $q^0$  and  $q^1$  (actual output  $q = q^0 + q^1$ ). Given a fault is injected at  $a^0$ , it can be observed that the fault affects the computation of two AND gates. For  $a^0b^0$ , the fault only propagates to the AND gate output only if  $b^0 = 1$  (else there is no fault propagation). Similarly, the fault in  $a^0b^1$  propagates only if  $b^1=1$ . The XORing of z does not have any impact on fault propagation. On the other hand, the last XOR operation before the output of  $q^0$  propagates the fault to  $q^0$  if only one of  $a^0b^0$ or  $a^0b^1$  has a faulty outcome. Otherwise, if both  $a^0b^0$  and  $a^0b^1$  are faulty, the fault gets cancelled at this XOR gate. Overall, the output bit  $q^0$  becomes faulty, only if  $(b^0 + b^1) = b = 1$ . Otherwise, there is no fault at  $q^0$ . One should also note that no fault propagation happens at  $q^1$ . Therefore, during error check, the detection circuit results in an outcome 1 only if the input b=1. Hence, the value of b gets exposed even while the adversary is allowed to inject a single bit-flip at a shared value. A similar situation occurs when we inject the fault at  $b^0$  (or at any other input share except z). However, in this case, the value of bit a is exposed. Another important observation for fault injection at  $b^0$  is that the fault, in this case, propagates to both  $q^0$  and  $q^1$ . However, the combined outcome (i.e.  $q = q^0 + q^1$ ) only becomes faulted if a = 1.

The observation regarding the DOM-indep AND is valid for higher-order cases as well. To illustrate this, we consider the expression for higher-order DOM-indep gates as follows:

$$q^{0} = a^{0}b^{0} + (a^{0}b^{1} + z_{0}) + (a^{0}b^{2} + z_{1}) + (a^{0}b^{3} + z_{3}) + \cdots$$

$$q^{1} = (a^{1}b^{0} + z_{0}) + a^{1}b^{1} + (a^{1}b^{2} + z_{2}) + (a^{1}b^{3} + z_{4}) + \cdots$$

$$q^{3} = (a^{2}b^{0} + z_{1}) + (a^{2}b^{1} + z_{2}) + a^{2}b^{2} + (a^{2}b^{3} + z_{5}) + \cdots$$

$$\vdots \qquad \vdots \qquad \vdots \qquad (6)$$

Here each input bit a and b is shared as  $a = a^0 + a^1 + a^2 + \cdots$  and  $b = b^0 + b^1 + b^2 + \cdots$ . Each  $z_i$ , on the other hand, denotes random bit. It can

<sup>&</sup>lt;sup>8</sup> Note that, unmasking can be dangerous if error-checking is performed in the middle rounds. It is often adopted while error checking is performed at ciphertext-level to reduce the number of check operations [16].




Fig. 3: (a) DOM-indep; (b) DOM-indep with error detection after unmasking. Two copies of the DOM gate use different randomness.




Fig. 4: Construction for error detection on share values (i.e. before unmasking)

be observed that for a fault injection at  $a^0$ , the fault propagates to  $q^0$  only if  $(b^0+b^1+b^2+\cdots)=1$ . No fault propagation happens at other output bits. Hence, even for higher-order DOM-indep AND gates our attacks remain valid. The observations can also be extended for DOM-dep constructions.

One interesting observation in this context is the difference between the fault propagation patterns for the inputs a and b. As described in the previous examples, an injection at  $a^0$  reveals b only through the output  $q^0$ . No other output bit gets corrupted in this case. This is true if the fault is injected at any share of a. However, if a share of b is corrupted, the fault propagation happens to all the outputs  $q^i$ . In other words, to gain information regarding a, all the output shares  $q^i$  must be combined. Although for the error checking construction we are considering here (the outputs are unmasked before check) fault propagation to all outputs is not an issue for SCA-FTA, it will become critical for attack efficiency in certain other cases as we show next.

#### 4.3 Leakage from Detection on Shared Values

It is an interesting question whether the attacks proposed in the previous subsection also works if the detection operation is performed before unmasking. In this subsection, we investigate this fact. The construction under consideration is shown in Fig 4. One consideration, in this case, is that the sharing in both the main and redundant copies should be equal (that is the masks are equal




Fig. 5: (a) Construction for error correction on share values (i.e. before unmasking); Leakage from majority voting based error correction: (b) Wire values for correct inputs; (c) Wire values for faulty inputs. Faulty input bits are shown in red. Correct inputs are in blue. Intermediate bits are shown in green.

in the main and the redundant copies). Such redundancy in masking has been considered in many recent work such as [15] and [19].

Loosely speaking, the main idea behind the proposed attacks is to monitor wires in the error detection (or correction as we show later) unit for information leakage. If the detection operation is performed on masked values, the error may potentially propagate to multiple shares of the same output bit. For example, considering the first-order DOM-indep AND gate form the previous subsection, if the fault is injected in  $b^0$ , it propagates through both the output shares  $q^0$  and  $q^1$  leaking a. a can only be recovered while fault information from both  $q^0$  and  $q^1$  are combined. In the present case, while the check operation is performed per share, combining the information of both  $q^0$  and  $q^1$  essentially indicates probing two wires corresponding to different shares of a single bit in a first-order implementation. This is undesired as it violates the SCA security assumptions of first-order secure implementations. We say that the attack is not efficient.

However, a different situation occurs for the other case, while fault is injected in any share of a (say  $a^0$ ) of the DOM-indep AND gate. As already pointed out in the previous subsection, the fault here only propagates through one of the  $q^i$ s leaking b. Probing only a single share (i.e. the detection corresponding to a share) of the actual output q here leaks the information about the unshared bit b. This is clearly an efficient attack as we can still extract information while being restricted within the security bound of the masking scheme. Moreover, we only corrupt only a single redundant branch of computation in this case. Hence, the attack works as it is even while the degree of redundancy is increased.

One observation here is that while b can be retrieved with a single fault and single wire probe, a cannot be retrieved in this way. However, it is not of serious concern in SCA-FTA attacks which can combine information from different fault locations (injected at different executions). For practical applications such as S-Boxes, a single bit may have fan-out to multiple gate inputs. Hence, if it is not possible to recover a bit from a specific gate due to the aforementioned restrictions, it might become possible with high probability from another gate.

Indeed it depends on the structure of the circuit under consideration. However, as we shall show later, it is practically feasible to recover every input bit of an S-Box even with all the restrictions. In the next subsection, we discuss the consequence of using bit-level error correction on the leakage.

### 4.4 Leakage from Correction on Shares

Recently, error correction has been considered in multiple proposals as a potential countermeasure against SIFA [15, 18, 19]. The main intuition behind using error correction is that correcting every error (possibly with some bound in the number of corrected bits) removes the dependency between intermediate data and the correct ciphertexts, hence preventing SIFA. Here we show that in the presence of SCA and faults, some correction circuits may leak information.

Fig. 5(a), depicts the configuration we consider in this case. The error correction here is considered on each share of a bit [15]. For single-bit correction, we thus need to maintain 3 copies of the same bit. The logic diagram of the correction circuit is shown in Fig. 5(b),(c). The attack described in the last subsection (detection on shared values) applies here directly if this error correction circuit leaks. In order to show the leakage from error correction circuit we consider the situations depicted in Fig. 5(b),(c), where the first copy of a bit is carrying the fault. There can be two correct input configurations for this circuit – (0,0,0) or (1,1,1) (ref. Fig. 5(b)). Similarly, in the presence of a fault in the first copy, there are two faulty input configurations – (1,0,0) or (0,1,1) (ref. Fig. 5(c)). Now consider probing the output of the AND gate computing  $q_1^0q_3^0$ . In the presence of a fault, this output never toggles and remains stuck at a value 0 (ref. Fig. 5(c)). In contrast during correct computation, this wire toggles randomly Fig. 5(b). This creates an exploitable first-order SCA leakage for a first-order implementation by distinguishing when error correction happens from when it does not happen.

It is worth mentioning that the attack described here on DOM-indep AND also applies to its higher-order variants and all variants of DOM-dep AND gates. While this is tempting, it is still important to see whether these attacks also apply to more complex constructions like S-Boxes. In the next subsection, we show that the attacks apply equally well for S-Boxes, and it has a strong consequence on some recently proposed SIFA countermeasures.

# 4.5 Leakage from SIFA Countermeasures

Several countermeasures have been proposed in recent past to protect against SIFA attacks. SIFA attacks also exploit the fact that activation and propagation of faults through digital circuits are data-dependent. As a result, a fault may remain ineffective (i.e. does not corrupt output) for certain data values and may become effective (i.e. corrupts output) for some other values. The ineffectivity of faults result in correct ciphertexts, which are used by SIFA for key extraction. The aim of SIFA countermeasures is to break this dependency between ineffective faults and ciphertexts. This can be achieved in two different ways – 1) either by ensuring that every fault propagates to the output; or 2) by letting no fault propagation to the output at all. The first approach has been adopted

in [16] using error detection, and the second approach has been utilized in [15] by means of error correction in each share. Below we briefly describe both of these approaches. Note that both of these schemes also include masking and hence, provides combined security. Masking also helps in preventing SIFA while the faults do not corrupt the intermediate computation of the S-Boxes [15].

# 4.5.1 Analysis of the Countermeasure in [16]:

SIFA Protection with Error Detection [16]: The idea of this protection mechanism is to ensure that fault at any of the shares at any point (i.e. even at intermediate locations) of computation surely propagates to at least one of the S-Box outputs. There are two different ways proposed in [16] for implementing this philosophy. The first one uses Toffoli gates for implementing the entire S-box, while the second one modifies the S-Box construction itself. Both constructions ensure that whenever there is a fault in any of the intermediate net (wire) of the S-box, it propagates to at least one of the outputs with probability 1. This mandatory fault propagation indeed prevents SIFA attacks as every fault (more precisely, single-bit faults as considered in [16]) injected to the S-Box results in a faulty outcome, which gets muted at the final detection phase. Moreover, the final fault detection operation is performed by unmasking the ciphertexts (to save the number of checks).

# Algorithm 3 SIFA-PROTECTED $\chi_3$

Input:  $(a^0, a^1, b^0, b^1, c^0, c^1)$ Output:  $(r^0, r^1, s^0, s^1, t^0, t^1)$ 1:  $R_s \leftarrow R'_r + R'_t$ 

2:  $T_0 \leftarrow \overline{b^{0'}}c^{1'}$  ;  $T_2 \leftarrow a^{1'}b^{1'}$ 

3:  $T_1 \leftarrow \overline{b^{0'}}c^{0'}$ ;  $T_3 \leftarrow a^{1'}b^{0'}$ 4:  $r^0 \leftarrow T_0 + R_r'$ ;  $t^1 \leftarrow T_2 + R_t'$ 

4:  $r^0 \leftarrow T_0 + R_r$  ;  $t^1 \leftarrow T_2 + R_r$ 5:  $r^0 \leftarrow r^0 + T_1$  ;  $t^1 \leftarrow t^1 + T_3$ 

6:  $T_0 \leftarrow \overline{c^{0'}} a^{1'}$  ;  $T_2 \leftarrow b^{1'} c^{1'}$ 

7:  $T_1 \leftarrow \overline{c^{0'}} a^{0'}$ ;  $T_3 \leftarrow b^{1'} c^{0'}$ 

8:  $s^0 \leftarrow T_0 + R'_s$  ;  $r^1 \leftarrow T_2 + R_r$ 

9:  $s^0 \leftarrow s^0 + T_1$  ;  $r^1 \leftarrow r^1 + T_3$ 10:  $T_0 \leftarrow \overline{a^{0'}} b^{1'}$  ;  $T_2 \leftarrow c^{1'} a^{1'}$ 

11:  $T_1 \leftarrow \overline{a^{0'}}b^{0'}$  ;  $T_3 \leftarrow c^{1'}a^{0'}$ 

12:  $t^0 \leftarrow T_0 + R_t$  ;  $s^1 \leftarrow T_2 + R_s$ 

13:  $t^0 \leftarrow t^0 + T_1$  ;  $s^1 \leftarrow s^1 + T_3$ 

14:  $r^0 \leftarrow r^0 + a^0$  ;  $t^1 \leftarrow t^1 + c^1$ 

15:  $s^0 \leftarrow s^0 + b^0$  ;  $r^1 \leftarrow r^1 + a^1$ 16:  $t^0 \leftarrow t^0 + c^0$  ;  $s^1 \leftarrow s^1 + b^1$ 

17: **Return** $(r^0, r^1, s^0, s^1, t^0, t^1)$ 

Table 8: Template (noise-free) for masked  $\chi_3$  S-Box (error detection on unmasked value)

$fl_1 = c^0$	$fl_2$ = $b^0$	$fl_3 = a^1$	State
2.0	2.0	2.0	(0,7)
2.0	3.0	1.0	(1)
3.0	2.0	1.0	(5)
1.0	3.0	2.0	(3)
3.0	1.0	2.0	(4)
2.0	1.0	3.0	(6)
1.0	2.0	3.0	(2)

Leakage Due to Faults: Without loss of generality, we begin our discussion with a DOM-based construction proposed in [16] (ref. Algorithm 3). The main

fact we utilize is that even though the construction ensures the corruption of at least one S-Box output bit for any single-bit fault, there are other outputs for which the fault still shows data-dependent ineffectivity. We show this referring to the construction in Algorithm 3. This is a 2-shared version  $\chi_3$  S-Box, for which we presented the unmasked version in Sec. 2.2. The actual input bits (a, b) and (a, b) are shared into  $(a^0, a^1)$ ,  $(b^0, b^1)$ , and  $(c^0, c^1)$ , respectively. The output shares are given as  $(r^0, r^1)$ ,  $(s^0, s^1)$ , and  $(t^0, t^1)$ . Following the notations from [16], each variable with a "prime" (i.e. ") in its superscript denotes the clone of the actual variable. For example,  $b^0$  denotes a clone of  $b^0$ . Each clone denotes a fan-out branch. Furthermore, the variables  $R_r$  and  $R_t$  denote random bits, and  $T_0, T_1, T_2$  and  $T_3$  denote temporary variables. Finally, each variable  $\bar{v}$  denotes the complement of variable v.

Let us assume that the input  $c^0$  has been chosen as a fault location and we consider bit-flip fault model. It can be observed that this fault corrupts 4 expressions of Algorithm. 3 involving AND gates – the first expression in line 3, the first expression in line 6, and the first and the second expression in line 7.  $c^0$ is also directly XOR-ed with  $t^0$  in the first expression of line 16. Furthermore, the AND operations  $\overline{c^{0'}}a^{1'}$  (line 6) and  $\overline{c^{0'}}a^{0'}$  (line 7) are combined in  $s^0$  as  $s^0 = (\overline{c^{0'}}a^{1'} + R_s') + \overline{c^{0'}}a^{0'}$  (line 8, 9). Since  $s^0$  is an output bit and  $s^0$  does not combine with any other faulty bit in the rest of the S-Box computation, the output bit  $s^0$  becomes faulty only if  $a^{1'} + a^{0'} = a^1 + a^0 = a = 1$ . One should also note that the same fault also propagates to the outputs  $r^0$  and  $r^1$ leaking b. However, in this case the value of b can be recovered only when error information of  $r^0$  and  $r^1$  are combined. To summarize, leakage of a does not require combination of error information because the fault only affects  $s^0$ , while leakage of b requires combination of error information for both  $r^0$  and  $r^1$  because fault propagates to both shares. Finally, there is a mandatory fault propagation to  $t^0$  as  $c^0$  is XOR-ed with this bit at the end of computation. In a similar fashion, fault injections at input  $b^0$  reveals the value of c through the output bit  $r^0$ , and the value of a through the bits  $t^0$  and  $t^1$ . Finally, a last injection location at  $a^1$  reveals b through  $t^1$  and c through  $s^0$  and  $s^1$ . One should note that for each fault location there is an output bit for which the fault propagation is mandatory. However, the location of this bit changes with the fault location. For example, location  $c^0$  induces mandatory propagation at  $t^0$ , and location  $b^0$  results in mandatory propagation at  $s^0$ . Each of the output bits can have mandatory fault propagation depending on the fault location for this implementation.

As described in [16], we first consider that the ciphertext outputs are unmasked before the error checking operation. Constructing a template based on the above-mentioned fault locations results in the leakage of the input. In the actual attack (and in all subsequent attacks described in this paper), we keep the plaintext fixed during the template matching phase. However, the masks vary randomly. One should note that we corrupt only a single location per execution of the cipher and combine the outcomes from multiple executions together to build and match the templates. The template building and matching algorithms, in this case, are very similar to

that of Algorithm 1 and Algorithm 2 and we do not repeat it here. The noise-free template based on HW values from the detection operation is shown in Table. 8. In the presence of both SCA and fault injection-related noise, the attack requires roughly 850-1000 injections per fault location (hence those many traces) during template matching, and roughly 2600-2900 injections for an entire S-Box.

One interesting observation, in this case, is that for single fault injection, an adversary can gain information regarding both of the (unmasked) input bits it leaks. For example, if fault is injected at  $c^0$ , adversary can extract a through s and b through r. This is because the output bits are unmasked before check, so the information in  $r^0$  and  $r^1$  are combined by construction. From the probing model perspective, another injection at  $b^0$  (which leaks c and a) thus should be sufficient for revealing the entire unmasked input of the S-Box. However, in our attack, we consider a situation where the HW of all the XOR computations in the detection circuit is leaked simultaneously. This seems more practical in hardware implementations due to the parallelization present there. So far the probing security is concerned, only two fault locations seem sufficient for this case. However, due to the information loss caused by the HW computation, the first template in Table. 8 returns two value suggestions.

Attack on Error Detection on Shares: A tempting question in the present context is whether or not error detection on masked data would prevent the proposed attack, or make it inefficient in terms of probing security. As we see, the answer is negative. To elaborate, we consider the masked  $\chi_3$  S-Box once again, now with error detection at each share. One important consequence of such error checking is that the masks in the original and redundant computation have to be the same. Respecting the probing security, we consider that only a single wire can be probed. More precisely, we allow the attacker to only probe a single specific wire from the XOR gate outputs in the error detection circuit.

Let us, for illustration, consider the case when the fault location is at  $c^0$ . It can be observed that the adversary can only extract the value of a by probing the error detection logic corresponding to the bit  $s^0$ . Notably, she cannot extract b as it requires probing of both the shares  $r^0$  and  $r^1$  (i.e. their error detection logic). Probing two shares of a wire in a first-order implementation violates probing security. Nevertheless, considering the two other fault locations ( $b^0$  and  $a^1$ ), the adversary can extract all the (unmasked) S-Box input bits without violating the probing security restrictions. Hence, the proposed construction is not secured even while error detection on masked data is considered.

The noise-free template corresponding to this attack is described in Table. 9. One non-intuitive observation here is that the template in Table. 9 is better than the template in Table. 8 in the sense that it can uniquely determine each input value. Note that we have considered the HW of all the XOR outcomes of the detection operation. In order to explain this observation we consider the actual fault patterns of the  $\chi_3$  S-Box corresponding to the inputs 0 and 7. For 0 the (unmasked) output fault patterns of the S-Box are (F, C, F), (F, F, C) and (C, F, F) for fault locations  $c^0$ ,  $b^0$  and  $a^1$ , respectively. The HW of all the cases are 2. Similarly, for 7 the fault patterns are (F, F, C), (C, F, F) and (F, C, F),

respectively. However, for detection over shares, the fault differentials over the shares are computed. For input 0 they are given as<sup>9</sup>:

```
1. (C, F, C, C, C, F) and (C, F, C, C, F, C) for fault location c^0
```

- 2. (C, F, C, F, C, C) and (F, C, C, F, C, C) for fault location  $b^0$
- 3. (C, C, C, F, F, C) and (C, C, F, C, F, C) for fault location  $a^1$ .

For all of these patterns the average HW is 2 for each fault location. Similarly, for input 7 the patterns are given as:

```
1. (C, F, C, F, F, F) and (C, F, C, F, C, C) for fault location c^0
```

- 2. (F, F, C, F, C, F) and (C, C, C, F, C, F) for fault location  $b^0$
- 3. (F, C, C, C, F, C) and (F, C, F, F, F, C) for fault location  $a^1$ .

One may observe that the HWs are either 2 or 4, which results in an average HW of 3 for each fault location. Clearly, 0 becomes distinguishable from 7 by considering such HW patterns. For each fault location, there is a mandatory fault propagation in the masked S-Box. Furthermore, there are always three data-dependent fault propagations – one leaking the information of an unmasked input through a single output share, the other leaking through both output shares of a bit. For the bit leaking through two output shares, some extra information gets added to the templates while we consider the HW patterns (this helps in distinguishing 0 and 7). However, as we have already pointed out, even following the probing model solely, a similar template can be constructed (as we can extract each input bit separately). Hence, this observation does not contradict probing security, and the proposed attack remains first-order.

The template building and template matching algorithms for detection on masked values are similar to Algorithm 1 and 2 with some subtle changes. The changes are driven by the fact that corresponding to a fault injection, the output fault patterns may partially vary (as shown in the lists at the last paragraph.) In other words, we may have multiple HW values corresponding to a single fault location and input value. This is not problematic in a noise-free situation as we consider the average HW values in templates. However, for noisy situations with real traces, in many cases, the template matching requires multiple SCA traces corresponding to the same intermediate value for a high-confidence decision. In case there are multiple fault patterns (occurring randomly with the variation of masks), such matching becomes challenging. Fortunately, the variation in fault patterns for a given input value is not very high (corresponding to a given fault location). As a result, the mean value of the traces (over different fault patterns) for different input values remain fairly distinguishable. Accordingly, we modify the template building and matching algorithms. During template matching, we gather several traces corresponding to a fault location and divide them into multiple small groups (subsets). Next, the averaged traces are computed for each group. During the log-likelihood estimation step in template matching, these averaged traces are utilized (as the group averages should be almost identical for each input value and fault location). The modified template building and matching algorithms are shown in Algorithm 4 and Algorithm 5, respectively.

### Algorithm 4 BUILD\_TEMPLATE

```
Input: Target implementation C, Faults fl_1, fl_2, ..., fl_M, num_{ob} Output: Template \mathcal{T}
\mathcal{T} := \emptyset
     \triangleright Get the width of the S-Box
                                                                             \triangleright The key is known and fixed here and x=p+k
           for each fl \in \{fl_1, fl_1, ..., fl_M\} do
                \mathcal{O}_{fl} := \emptyset for num_{ob} observations do
                                                                                                                     y_f := C(x)^f
                                                                \triangleright Inject fault in one copy of the S-Box for each execution
                      \begin{array}{l} \overset{\text{\tiny \textit{SJ}}}{y_c} := \overset{\text{\tiny \textit{C}}}{(x)} \\ \mathcal{O}_{\underline{f}l} := & \mathcal{O}_{fl} \cup \text{ SCA\_LEAKAGE}(y_f, \, y_c) \end{array} 
                                                                                   ▶ Leakage from the fault detection operation
                end for
                \mathcal{O}_{fl} := \mathtt{CAL\_Group\_AVG}(\mathcal{O}_{fl}) \triangleright \mathtt{Divide} the trace set into groups and calculate average trace
     per group.
                                                                        \triangleright We consider the same function \mathcal G for all trace sets.
                 s := s \cup \mathcal{G}(\mathcal{O}_{fl})
           end for
      Return 7
```

### Algorithm 5 MATCH\_TEMPLATE

```
Input: Protected cipher with unknown key C_k, Faults fl_1, fl_2, ..., fl_M, Template \mathcal{T}, num_{ob}
Output: Set of candidate correct states x_{cand}
      \begin{array}{l} x_{cand} := \emptyset \\ w := \mathtt{GET\_SBOX\_SIZE}() \end{array} 
                                                                                                        ▷ Set of candidate states
     for each fl \in \{fl_1, fl_2, \cdots fl_M\} do \mathcal{O}_{fl} := \emptyset for num_{ob} observations do
                                                                                                          ▶ Masks vary randomly
              y_f := C(x)^{fl}
                                                          \triangleright Inject fault in one copy of the S-Box for each execution
              ▶ Leakage from the fault detection operation
          \mathcal{O}_{fl} := \mathtt{CAL\_Group\_AVG}(\mathcal{O}_{fl})
                                                   Divide the trace set into groups and calculate average trace
     per group
         s' := s' \cup \mathop{\arg\max}_{s[fl]; s \in \mathcal{S_F}} L(s[fl], \mathcal{O}_{fl})
     end for
     x_{cand} := x_{cand} \cup \{\mathcal{T}(\arg\min Dist(s, s'))\}
                                                                                           \triangleright \ Distimplies Euclidean distance
     Return x_{cand}
```

The number of encryptions required for the proposed attack varies with the amount of noise present in the experiment. Similar to the other cases described previously, here we consider a FA noise with noise probability 0.42. The SCA noise is considered up to covariance value of 4.086. In the presence of such noise, the attack requires roughly 3500-5000 traces per fault location (that is those many fault injections per location) during template matching. We also note that although the trace complexity of the attack seems high, it may not be the case for every practical situation. Our leakage (and noise) profiles consider that leakage of all the detection operations happens simultaneously (that is why we consider HW of the entire detection step). Also, we consider high noise situations. In practice, for software implementations the noise can be much lower, which may

<sup>&</sup>lt;sup>9</sup> The sequence of bits are taken as  $(t^1, t^0, s^1, s^0, r^1, r^0)$ 

Table 9: Template (noise-free) for masked  $\chi_3$  S-Box (error detection on shares)

tion on shares,							
$fl_1 = c^0$	$fl_2$ = $b^0$	$fl_3 = a^1$	State				
3.0	3.0	3.0	(7)				
2.0	2.0	2.0	(0)				
2.0	3.0	2.0	(1)				
3.0	3.0	2.0	(5)				
2.0	3.0	3.0	(3)				
3.0	2.0	2.0	(4)				
3.0	2.0	3.0	(6)				
2.0	2.0	3.0	(2)				

Table 10: Template (noise-free) for masked  $\chi_3$  S-Box (error correction on shares)

TICCULOII OII BIIGITCE							
$\begin{bmatrix} fl_1 \\ = c^0 \end{bmatrix}$	$fl_2 = b^0$	$fl_3 = a^1$	State				
7.0	6.0	6.0	(3)				
6.0	6.0	7.0	(5)				
7.0	6.0	7.0	(1)				
6.0	6.0	6.0	(7)				
7.0	7.0	7.0	(0)				
6.0	7.0	6.0	(6)				
7.0	7.0	6.0	(2)				
6.0	7.0	7.0	(4)				

reduce the trace requirement significantly. The next subsection describes attacks on another SIFA countermeasure proposed recently using error correction.

# 4.5.2 Analysis of the SIFA Countermeasure in [15]:

SIFA Protection with Error Correction: The proposal in [15] describes two different models for SIFA faults. In the first model (SIFA-1), a biased bit-flip fault is assumed to be injected in the state-matrix. As it was shown, masking is a potential countermeasure for SIFA in this case. However, masking cannot provide any protection against SIFA if the faults corrupt the intermediate computations of S-Boxes. Bit-flip faults (not necessarily biased) inside the masked S-Boxes are termed as SIFA-2 faults. As a protection against such faults, the work in [15] proposed bit-level error correction at the end of each S-Box. The overall scheme, which is called Transform-and-Encode maintains 3 copies of each share and performs a majority-voting based error correction for achieving single-bit SIFA security. It was also claimed that the combination of any masking scheme and error correction mechanism would work for preventing SIFA.

Leakage Due to Faults: Without loss of generality, we construct an instance of Transform-and-Encode with the same masked  $\chi_3$  S-Box we have considered so far. Instead of error detection, we now use error correction for each share. It has already been shown in Sec. 4.4, that majority-vote based error correction circuits leaks information on whether any correction has happened or not. With this property of error correction logic, the attack becomes a straightforward extension of the attack described in the previous section for error detection on shared values. The attack algorithms remain similar to Algorithm. 4 and Algorithm 5. Instead of HW of all the XOR outputs in detection step, in this case we consider the HW of all the output wires of the AND gates in the error correction stage to abstract the leakage (ref. Fig. 5(b)(c) & Table. 10). In the presence of noise the attack requires roughly 4200 – 6500 encryptions per fault location. Another important observation for this countermeasure construction is that it also enables middle round attacks given the correction operations are present at each round.

So far, in this paper, we have only considered masked S-Boxes based on DOM principle. A natural question is whether the attacks still apply on other masking

paradigms such as TI [9]. In the next subsection, we present examples on TI implementations which are found vulnerable against the SCA-FTA strategy.

### 4.6 Leakage from TI S-Boxes:

The TI constructions require that each component function (i.e. output share) of any given nonlinear function should be non-complete. In order to achieve non-completeness, it ensures that no component function contains all the shares of a single variable. The cost of strictly imposing non-completeness is a rapid increase in the share count for increasing degree of nonlinearity and security order. More precisely, the number of input shares for higher-order security is given as  $s_{in} \geq t \times d + 1$ , where t is the degree of the function under consideration, d is the security order, and  $s_{in}$  is the count of input shares. The number of output shares (that is the count of component functions)  $s_{out} \geq {s_{in} \choose t}$ . However, later work on TI, such as Consolidated Masking Scheme (CMS) [10] has shown that these share requirements can be reduced to d+1 shares for d-th order security. They proposed careful selection of component functions with more computation steps, and, most importantly, the introduction of registers between different computation steps to avoid the accidental combination of shares.

One important step in TI implementations is *compression* of shares [10]. In many cases, the number of output shares become larger than the number of input shares, and in order to maintain composability some of the output shares are XOR-ed together to reduce the number of shares (keeping the number of input and output shares equal). This is also useful in maintaining *output uniformity*, which is also an essential property of TI. Before combining the shares, it is important to add a register layer to prevent the propagation of glitches. Further, as proposed in CMS [10], a *refreshing layer* is also required before share compression in many cases in order to maintain the output uniformity.

The issue that arises with TI is due to this share compression. In many cases, the share compression does not explicitly maintain the non-completeness any more. Rather the glitch resistance is achieved by introducing registers before share compression [31]. While this does not create any problem for SCA security as the register layer is suggested before share compression, it can be exploited by SCA-FTA in certain cases. In order to elaborate this, we consider the function d = ab + c. <sup>10</sup> A valid non-complete sharing for this function is given as follows:

$$d^{0} = a^{0}b^{0} + c^{0}$$
  $d^{1} = a^{0}b^{1}$   $d^{2} = a^{1}b^{0} + c^{1}$   $d^{3} = a^{1}b^{1}$  (7)

The number of input shares in this case is  $2((a^0, a^1))$  and  $(b^0, b^1)$  and number of output shares is  $4(d^0, d^1, d^2, d^3)$ . In order to reduce the number of shares, a valid compression option in this case is  $e^0 = d^0 + d^1$  and  $e^1 = d^2 + d^3$ . This compression also maintains the output uniformity. Further, this compensates the violation of non-completeness by introducing a register layer before the compression. However, if a fault is induced in  $a^0$ , it propagates to  $e^0$  only if  $b^0 + b^1 = b = 1$ . This enables SCA-FTA attack if the error detection/correction is performed at the

<sup>&</sup>lt;sup>10</sup> the example is due to [10]

output shares  $e^0$  and  $e^1$ . A single probe to the detection/correction circuit at  $e^0$  would be sufficient for revealing b in this case.

One should note that the abovementioned issue with share compression also persists for higher-order TI implementations. In order to show this concretely, we consider the second-order secure SIMON implementation from [31]. Once again, the function under consideration is d = ab + c. The TI equations in this case are:

$$d^{0} = c^{1} + a^{1}b^{1} + a^{0}b^{1} + a^{1}b^{0}, d^{1} = c^{2} + a^{2}b^{2} + a^{0}b^{2} + a^{2}b^{0},$$

$$d^{2} = c^{3} + a^{3}b^{3} + a^{0}b^{3} + a^{3}b^{0}, d^{3} = c^{0} + a^{0}b^{0} + a^{0}b^{4} + a^{4}b^{0},$$

$$d^{4} = c^{4} + a^{4}b^{4} + a^{1}b^{4} + a^{4}b^{1}, d^{5} = a^{1}b^{3} + a^{3}b^{1},$$

$$d^{6} = a^{1}b^{2} + a^{2}b^{1}, d^{7} = a^{2}b^{3} + a^{2}b^{4} + a^{3}b^{4},$$

$$d^{8} = a^{3}b^{2} + a^{4}b^{2} + a^{4}b^{3}$$

$$(8)$$

Here the inputs have 5 shares and output have 9 shares. The equations for share compression are given as:

$$e^{0} = d^{0} + d^{5}, e^{1} = d^{1} + d^{6}, e^{2} = d^{2} + d^{7},$$
  
 $e^{3} = d^{3} + d^{8}, e^{4} = d^{4}$ 

$$(9)$$

In case of a fault injection at  $a^4$ , if the attacker probes the error detection/correction modules corresponding to  $e^3$  and  $e^4$  the outputs become faulted only if  $b^0 + b^1 + b^2 + b^3 + b^4 = b = 1$ . An adversary can easily combine the leakage of these two wires  $(e^3$  and  $e^4$ ) and extract the information. In this case, the security of a second-order secure implementation is violated only with two probes which indicates an *efficient* attack according to our terminology. In a nutshell, SCA-FTA can violate many existing combined SCA and FA protection schemes.

# 5 Practical Validation

So far, in this paper, we have abstracted the SCA leakage as HW of multiple wires in the error detection/correction circuits. However, the proposed attack algorithms are independent of this assumption. Although the leakage assumption of this form is valid for several practical implementations, it is also important to validate if the attacks still work without any such concrete assumptions. In order to validate this experimentally, we present a gate-level power-trace simulation approach similar to one proposed in [21]. It was shown that such power-trace simulation approaches closely resembles the real scenarios [21]. For power-trace simulation, we used commercial tools such as Synopsys PrimeTime PX, Synopsys VCS and Synopsys, Design Compiler. The simulation also takes into account the gate level delay properties and the impact of glitches. The simulated faults were bit-flip. Experiments performed on a hardware implementation the shared  $\chi_3$  S-Box with error correction practically validates the results presented in this paper. Details on this experimentation will be presented in the extended version.

#### 6 Discussion on a Probable Countermeasure

In the discussion regarding the security of TI against SCA-FTA (ref. Sec. 4.6), we pointed out that the compression layer of TI is responsible for the attack. In the context of faults, the compression of shares violates the non-completeness property of TI. Compensating non-completeness violation with registers does not work for faults<sup>11</sup>. Unlike glitches, a faulty value can propagate through registers causing share combination which enables SCA-FTA. A natural question, that arises in this context is – can we maintain security if there is no compression layer? At least for some cases, we found that the answer is positive. More precisely we found that if the error detection/correction is performed before the compression operation, the security can still be maintained.

As an example of the aforementioned claim, we refer to a concrete instantiation of the Transform-and-Encode framework called AntiSIFA [15]. AntiSIFA proposes a single-bit SIFA protected scheme along with first-order masking for PRESENT. The masking was realized with the first-order TI for PRESENT in [32]. Although the generic framework Transform-and-Encode is found to be insecure against SCA-FTA, this specific construction is found to be secure. To understand why this is secure, we need to consider the first-order TI implementation of PRESENT S-Box [32]. The implementation first decomposes the S-Box S into two quadratic sub-functions F and G such that S(x) = F(G(x)). Next, both F and G are shared with 3 input and 3 shares each (no compression).

Let us consider a part of the shared F function which corresponds to a single (unmasked) output bit if the S-Box. The TI equations corresponding to this part are given as follows:

$$f_{10} = x_1^2 + x_2^2 x_0^2 + x_2^2 x_0^3 + x_2^3 x_0^2$$

$$f_{20} = x_1^3 + x_2^3 x_0^3 + x_2^1 x_0^3 + x_2^3 x_0^1$$

$$f_{30} = x_1^1 + x_2^1 x_0^1 + x_2^1 x_0^2 + x_2^2 x_0^1$$
(10)

Here  $f_{10}$ ,  $f_{20}$  and  $f_{30}$  denote the output shares of S-Box output  $f_0$ . Each  $x_j^i$  denote the *i*-th share of the *j*th input bit. Now let consider a fault at the bit  $x_0^2$ . While this indeed leaks information about  $x_2 = x_2^1 + x_2^2 + x_2^3$  the leakage happens through outputs  $f_{10}$  and  $f_{30}$ . Even for any other input bit, the leakage would always happen through two wires. Such fault propagation takes place as each of the output shares are non-complete, and there is no share compression required in this specific example. As a result, one cannot attack this implementation without violating the first-order probing security claims. A similar situation takes place for the combined security schemes introduced in [19], where the error correction is performed at the output of each product term of a masked AND gate (each product term on shares is non-complete). These observations indicate that even for TI implementations where share compression is essential, performing error detection or correction on non-complete

<sup>&</sup>lt;sup>11</sup> While it works for preventing glitch-related leakages, as glitch cannot propagate through registers.

combinational paths before compression may provide security against SCA-FTA. However, this claim is still required to be extensively evaluated for different fault locations, fault models and masking implementations. Development of a generic and provable countermeasure is left as a future work.

#### 7 Conclusion

Modern cryptographic implementations utilize special algorithmic measures to protect against SCA and FA attacks. In this paper, we present a novel combined attack strategy which can bypass several combined SCA and FA countermeasures. The attack, called SCA-FTA, is an enhancement of recently proposed FTA strategy by the incorporation of side-channel information leakage in the presence of faults. The key idea behind the attacks is that the output differential of an S-Box leaks information about the input value if the input differential is kept fixed. Even partial leakage of this output differential from the error detection/correction logic (through side-channel) may lead to an attack. Further, we have shown that even performing the detection/correction on masked values causes leakage, which results in successful attacks for some recently proposed SIFA countermeasures. One of the proposed attacks has been validated on a hardware implementation through power-trace simulation with commercial VLSI design tools. Finally, we note that the non-completeness property of modern masking implementations can play a crucial role in preventing the proposed attacks. A potential future work in this regard can be further analysis of both the attack and the prevention approach briefly described here. Enhancement of SCA-FTA for public-key implementations can be another potential work.

### References

- Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: CRYPTO. pp. 388–397. Springer (1999)
- Chari, S., Rao, J.R., Rohatgi, P.: Template attacks. In: CHES. pp. 13–28. Springer (2002)
- 3. Oswald, E., Mangard, S.: Template attacks on masking-resistance is futile. In: CT-RSA. pp. 243–256. Springer (2007)
- 4. Boneh, D., DeMillo, R.A., Lipton, R.J.: On the importance of checking cryptographic protocols for faults. In: EUROCRYPT. pp. 37–51. Springer (1997)
- 5. Biham, E., Shamir, A.: Differential fault analysis of secret key cryptosystems. CRYPTO pp. 513–525 (1997)
- 6. Patranabis, S., Mukhopadhyay, D.: Fault Tolerant Architectures for Cryptography and Hardware Security. Springer (2018)
- Saha, S., Bag, A., Roy, D.B., Patranabis, S., Mukhopadhyay, D.: Fault template attacks on block ciphers exploiting fault propagation. In: EUROCRYPT 2020. pp. 612–643. Springer (2020)
- 8. Agoyan, M., Dutertre, J.M., Mirbaha, A.P., Naccache, D., Ribotta, A.L., Tria, A.: How to flip a bit? In: IEEE IOLTS. pp. 235–239. IEEE (2010)
- 9. Nikova, S., Rechberger, C., Rijmen, V.: Threshold implementations against side-channel attacks and glitches. In: ICICS. pp. 529–545. Springer (2006)

- Reparaz, O., et. al.: Consolidating masking schemes. In: CRYPTO. pp. 764–783.
   Springer (2015)
- Groß, H., Mangard, S., Korak, T.: Domain-oriented masking: Compact masked hardware implementations with arbitrary protection order. IACR Cryptology ePrint Archive 2016, 486 (2016)
- 12. Groß, H., Mangard, S.: Reconciling d+1 masking in hardware and software. In: CHES. pp. 115–136. Springer (2017)
- 13. Dobraunig, C., et. al.: SIFA: exploiting ineffective fault inductions on symmetric cryptography. TCHES pp. 547–572 (2018)
- 14. Dobraunig, C., et. al.: Statistical ineffective fault attacks on masked aes with fault countermeasures. In: ASIACRYPT. pp. 315–342. Springer (2018)
- Saha, S., Jap, D., Roy, D.B., Chakraborti, A., Bhasin, S., Mukhopadhyay, D.: A framework to counter statistical ineffective fault analysis of block ciphers using domain transformation and error correction. IEEE Transactions on Information Forensics and Security (2019)
- Daemen, J., Dobraunig, C., Eichlseder, M., Gross, H., Mendel, F., Primas, R.: Protecting against statistical ineffective fault attacks. Cryptology ePrint Archive (2019), https://eprint.iacr.org/2019/536
- 17. Schneider, T., Moradi, A., Güneysu, T.: ParTI-towards combined hardware countermeasures against side-channel and fault-injection attacks. In: CRYPTO. pp. 302–332. Springer (2016)
- Shahmirzadi, A.R., Rasoolzadeh, S., Moradi, A.: Impeccable circuits II. IACR Cryptology ePrint Archive 2019 (2019)
- 19. Dhooghe, S., Nikova, S.: My gadget just cares for me-how nina can prove security against combined attacks. In: CT-RSA. pp. 35–55. Springer (2020)
- Daemen, J., Hoffert, S., Assche, G.V., Keer, R.V.: The design of xoodoo and xoofff. IACR Trans. Symmetric Cryptol. 2018(4), 1–38 (2018)
- 21. Sadhukhan, R., Mathew, P., Roy, D.B., Mukhopadhyay, D.: Count your toggles: a new leakage model for pre-silicon power analysis of crypto designs. Journal of Electronic Testing **35**(5), 605–619 (2019)
- Roche, T., Lomné, V., Khalfallah, K.: Combined fault and side-channel attack on protected implementations of aes. In: CARDIS. pp. 65–83. Springer (2011)
- 23. Lomné, V., Roche, T., Thillard, A.: On the need of randomness in fault attack countermeasures-application to aes. In: FDTC. pp. 85–94. IEEE (2012)
- 24. Saha, S., et. al.: Breaking redundancy-based countermeasures with random faults and power side channel. In: FDTC. pp. 15-22 (2018)
- Bogdanov, A., Knudsen, L.R., Leander, G., Paar, C., Poschmann, A., Robshaw, M.J., Seurin, Y., Vikkelsoe, C.: Present: An ultra-lightweight block cipher. In: CHES. pp. 450–466. Springer (2007)
- Guo, X., Mukhopadhyay, D., Jin, C., Karri, R.: Security analysis of concurrent error detection against differential fault analysis. Journal of Cryptographic Engineering 5(3), 153–169 (Sep 2015)
- 27. Ishai, Y., Sahai, A., Wagner, D.: Private circuits: Securing hardware against probing attacks. In: CRYPTO. pp. 463–481. Springer (2003)
- Faust, S., Rabin, T., Reyzin, L., Tromer, E., Vaikuntanathan, V.: Protecting circuits from leakage: the computationally-bounded and noisy cases. In: EURO-CRYPT. pp. 135–156. Springer (2010)
- 29. Chari, S., Jutla, C.S., Rao, J.R., Rohatgi, P.: Towards sound approaches to counteract power-analysis attacks. In: CRYPTO. pp. 398–412. Springer (1999)
- 30. Mangard, S., Schramm, K.: Pinpointing the side-channel leakage of masked aes hardware implementations. In: CHES. pp. 76–90. Springer (2006)

- 31. Shahverdi, A., Taha, M., Eisenbarth, T.: Lightweight side channel resistance: Threshold implementations of simon. IEEE Transactions on Computers  $\bf 661$ – $\bf 661$ – $\bf 671$  (2016)
- 32. Poschmann, A., et. al.: Side-channel resistant crypto for less than 2,300 ge. Journal of Cryptology  $\bf 24(2)$ , 322–345 (2011)